1. The controller performs 2 transfers. If the number of transfers remaining is zero the flow continues
1. The controller performs 2 transfers for channel C. If the number of transfers remaining is zero the
...the world's most energy friendly microcontrollers
DMA transfer completes. Therefore, you must take care when setting the R_power, that you do not
significantly increase the latency for high-priority channels.
8.4.2.3.1 Invalid
After the controller completes a DMA cycle it sets the cycle type to invalid, to prevent it from repeating
the same DMA cycle.
8.4.2.3.2 Basic
In this mode, you configure the controller to use either the primary, or alternate, data structure. After you
enable the channel, and the controller receives a request then the flow for this DMA cycle is:
R
at step 3 (p. 55) .
2. The controller arbitrates:
? if a higher-priority channel is requesting service then the controller services that channel
? if the peripheral or software signals a request to the controller then it continues at step 1 (p. 55) .
3. The controller sets dma_done[C] HIGH for one HFCORECLK cycle. This indicates to the host
processor that the DMA cycle is complete.
8.4.2.3.3 Auto-request
When the controller operates in this mode, it is only necessary for it to receive a single request to enable
it to complete the entire DMA cycle. This enables a large data transfer to occur, without significantly
increasing the latency for servicing higher priority requests, or requiring multiple requests from the
processor or peripheral.
You can configure the controller to use the primary, or alternate, data structure. After you enable the
channel, and the controller receives a request for this channel, then the flow for this DMA cycle is:
R
flow continues at step 3 (p. 55) .
2. The controller arbitrates. When channel C has the highest priority then the DMA cycle continues at
step 1 (p. 55) .
3. The controller sets dma_done[C] HIGH for one HFCORECLK cycle. This indicates to the host
processor that the DMA cycle is complete.
8.4.2.3.4 Ping-pong
In ping-pong mode, the controller performs a DMA cycle using one of the data structures and it then
performs a DMA cycle using the other data structure. The controller continues to switch from primary to
alternate to primary… until it reads a data structure that is invalid, or until the host processor disables
the channel.
Figure 8.3 (p. 56) shows an example of a ping-pong DMA transaction.
2012-04-24 - Giant Gecko Family - d0053_Rev0.96
55
www.energymicro.com
相关PDF资料
EFM32LG-DK3650 KIT DEV EFM32 LEOPARD GECKO
EK-K7-KC705-CES-G-J KINTEX-7 FPGA KC705 EVAL KIT
EK-S6-SP601-G KIT EVAL SPARTAN 6 SP601
EK-S6-SP605-G KIT EVAL SPARTAN 6 SP605
EK-V6-ML631-G-J VIRTEX-6 HXT FPGA ML631 EVAL KIT
EK-V7-VC707-CES-G VIRTEX-7 VC707 EVAL KIT
EK-Z7-ZC702-CES-G ZYNQ-7000 EPP ZC702 EVAL KIT
EL1848IYZ-T7 IC LED DRIVR WHITE BCKLGT 8-MSOP
相关代理商/技术参数
EFM32G-MCP3550 功能描述:子卡和OEM板 Gecko DK MCU Plugin board RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit
EFM32-GXXX-PTB 功能描述:BOARD PROTOTYPING FOR EFM32 RoHS:是 类别:编程器,开发系统 >> 配件 系列:EFM®32 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 标准包装:1 系列:- 附件类型:USB 至 1-Wire? RJ11 适配器 适用于相关产品:1-Wire? 设备 产品目录页面:1429 (CN2011-ZH PDF)
EFM32HG108F32G-A-QFN24 功能描述:ARM? Cortex?-M0+ Happy Gecko Microcontroller IC 32-Bit 25MHz 32KB (32K x 8) FLASH 24-QFN (5x5) 制造商:silicon labs 系列:Happy Gecko 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M0+ 核心尺寸:32-位 速度:25MHz 连接性:I2C,IrDA,智能卡,SPI,UART/USART 外设:欠压检测/复位,DMA,I2S,POR,PWM,WDT I/O 数:17 程序存储容量:32KB(32K x 8) 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:4K x 8 电压 - 电源(Vcc/Vdd):1.98 V ~ 3.8 V 数据转换器:- 振荡器类型:内部 工作温度:-40°C ~ 85°C(TA) 封装/外壳:24-VQFN 裸露焊盘 供应商器件封装:24-QFN(5x5) 标准包装:490
EFM32HG108F64G-A-QFN24 功能描述:ARM? Cortex?-M0+ Happy Gecko Microcontroller IC 32-Bit 25MHz 64KB (64K x 8) FLASH 24-QFN (5x5) 制造商:silicon labs 系列:Happy Gecko 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M0+ 核心尺寸:32-位 速度:25MHz 连接性:I2C,IrDA,智能卡,SPI,UART/USART 外设:欠压检测/复位,DMA,I2S,POR,PWM,WDT I/O 数:17 程序存储容量:64KB(64K x 8) 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:8K x 8 电压 - 电源(Vcc/Vdd):1.98 V ~ 3.8 V 数据转换器:- 振荡器类型:内部 工作温度:-40°C ~ 85°C(TA) 封装/外壳:24-VQFN 裸露焊盘 供应商器件封装:24-QFN(5x5) 标准包装:490
EFM32HG108F64G-B-QFN24 功能描述:IC MCU 32BIT 64KB FLASH 24QFN 制造商:silicon labs 系列:Happy Gecko 包装:托盘 零件状态:在售 核心处理器:ARM? Cortex?-M0+ 核心尺寸:32-位 速度:25MHz 连接性:I2C,IrDA,智能卡,SPI,UART/USART 外设:欠压检测/复位,DMA,I2S,POR,PWM,WDT I/O 数:17 程序存储容量:64KB(64K x 8) 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:8K x 8 电压 - 电源(Vcc/Vdd):1.98 V ~ 3.8 V 数据转换器:- 振荡器类型:内部 工作温度:-40°C ~ 85°C(TA) 封装/外壳:24-VQFN 裸露焊盘 供应商器件封装:24-QFN(5x5) 标准包装:490
EFM32HG110F32G-A-QFN24 功能描述:ARM? Cortex?-M0+ Happy Gecko Microcontroller IC 32-Bit 25MHz 32KB (32K x 8) FLASH 24-QFN (5x5) 制造商:silicon labs 系列:Happy Gecko 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M0+ 核心尺寸:32-位 速度:25MHz 连接性:I2C,IrDA,智能卡,SPI,UART/USART 外设:欠压检测/复位,DMA,I2S,POR,PWM,WDT I/O 数:17 程序存储容量:32KB(32K x 8) 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:4K x 8 电压 - 电源(Vcc/Vdd):1.98 V ~ 3.8 V 数据转换器:A/D 2x12b 振荡器类型:内部 工作温度:-40°C ~ 85°C(TA) 封装/外壳:24-VQFN 裸露焊盘 供应商器件封装:24-QFN(5x5) 标准包装:490
EFM32HG110F64G-A-QFN24 功能描述:ARM? Cortex?-M0+ Happy Gecko Microcontroller IC 32-Bit 25MHz 64KB (64K x 8) FLASH 24-QFN (5x5) 制造商:silicon labs 系列:Happy Gecko 包装:托盘 零件状态:有效 核心处理器:ARM? Cortex?-M0+ 核心尺寸:32-位 速度:25MHz 连接性:I2C,IrDA,智能卡,SPI,UART/USART 外设:欠压检测/复位,DMA,I2S,POR,PWM,WDT I/O 数:17 程序存储容量:64KB(64K x 8) 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:8K x 8 电压 - 电源(Vcc/Vdd):1.98 V ~ 3.8 V 数据转换器:A/D 2x12b 振荡器类型:内部 工作温度:-40°C ~ 85°C(TA) 封装/外壳:24-VQFN 裸露焊盘 供应商器件封装:24-QFN(5x5) 标准包装:490
EFM32HG110F64G-B-QFN24 功能描述:ARM? Cortex?-M0+ Happy Gecko Microcontroller IC 32-Bit 25MHz 64KB (64K x 8) FLASH 24-QFN (5x5) 制造商:silicon labs 系列:Happy Gecko 包装:托盘 零件状态:在售 核心处理器:ARM? Cortex?-M0+ 核心尺寸:32-位 速度:25MHz 连接性:I2C,IrDA,智能卡,SPI,UART/USART 外设:欠压检测/复位,DMA,I2S,POR,PWM,WDT I/O 数:17 程序存储容量:64KB(64K x 8) 程序存储器类型:闪存 EEPROM 容量:- RAM 容量:8K x 8 电压 - 电源(Vcc/Vdd):1.98 V ~ 3.8 V 数据转换器:A/D 2x12b 振荡器类型:内部 工作温度:-40°C ~ 85°C(TA) 封装/外壳:24-VQFN 裸露焊盘 供应商器件封装:24-QFN(5x5) 标准包装:490